Carbon nanotube (CNT) can be considered as an emerging interconnect material in current nanoscale regime. They are more promising than other interconnect materials such as Al or Cu because of their robustness to electromigration. This research paper aims to address the crosstalk-related issues (signal integrity) in interconnect lines. Different analytical models of single-(SWCNT), double-(DWCNT), and multiwalled CNTs (MWCNT) are studied to analyze the crosstalk delay at global interconnect lengths. A capacitively coupled three-line bus architecture employing CMOS driver is used for accurate estimation of crosstalk delay. Each line in bus architecture is represented with the equivalent RLC models of single and bundled SWCNT, DWCNT, and MWCNT interconnects. Crosstalk delay is observed at middle line (victim) when it switches in opposite direction with respect to the other two lines (aggressors). Using the data predicted by ITRS 2012, a comparative analysis on the basis of crosstalk delay is performed for bundled SWCNT/DWCNT and single MWCNT interconnects. It is observed that the overall crosstalk delay is improved by 40.92% and 21.37% for single MWCNT in comparison to bundled SWCNT and bundled DWCNT interconnects, respectively.
Introduction
Advancement of VLSI technology leads to the development of high-speed complex integrated circuits (ICs) in current nanoscale regime. Due to shrinking feature sizes and increasing clock frequency, interconnect plays an important role in determining the overall circuit performance. Therefore, in recent technology, interconnect delay dominates over the gate delay. The global interconnects are widely employed to distribute data, clock, power supply, and ground throughout the entire area of an IC. At global interconnect, most materials (such as Al or Cu) are susceptible to electromigration due to higher current density. This electromigration problem substantially affects the reliability of high-speed VLSI circuits. To avoid such problems, researchers are forced to find an alternative solution for global VLSI interconnects.
Carbon nanotubes (CNTs) can be considered as alternative interconnect material in current nanoscale regime.
After discovery in 1991 [1] , CNTs have received tremendous research interest for their unique mechanical [2] , electrical [3] , thermal [4] , and chemical properties [5] . The 2 bonding in graphene is even stronger than the 3 bonds in diamond that gives CNTs extremely high mechanical strength [6] . The unique electrical and thermal properties are primarily due to the movement of electrons in one-dimensional (1D) systems. Due to the 1D movement, electrons can be scattered only in backward direction [5] . Therefore, mean free path (mfp) in high-quality nanotubes is in the range of micrometer. This is in contrast to a three-dimensional (3D) metallic wire in which electrons can be backscattered by a series of small-angle scatterings, and therefore, mfps are in the range of few tens of nanometers [7] . Due to long mfp, CNTs can exhibit the ballistic transport phenomenon which is responsible for their outstanding electrical and thermal behaviour. Moreover, an isolated CNT can carry current densities up to 10 9 A/cm 2 at an elevated temperature of 2 Journal of Nanoscience 250 ∘ C [7] , thereby eliminating electromigration reliability concern. Due to these extraordinary properties, CNTs are suitable for a variety of applications in the areas of microelectronics/nanoelectronics [8] , spintronics [9] , optics [10] , material science [11] , and mechanical [12] and biological fields [13] .
CNTs, known as allotropes of carbon [1] , are cylindrically rolled-up sheets of graphene. Graphene is a two-dimensional sheet of graphite that exhibits honeycomb lattice arrangement among the carbon atoms [6] . Based on the number of rolled-up graphene sheets, CNTs are classified into single-(SWCNT) and multiwalled CNTs (MWCNT). Double-walled CNT (DWCNT) is a special type of MWCNT wherein only two concentrically rolled-up graphene sheets are present. Due to structural simplicity, SWCNTs have attracted more attention than DWCNTs and MWCNTs. Significant progress has been achieved in the characterization of interconnect performances of SWCNT bundle and MWCNT [7, 14] . For example, compact physical models were developed for MWCNTs and bundled SWCNTs for different number of conducting channels [15] , and performance prediction of bundled SWCNTs for on-chip interconnects was demonstrated in [16] . Diameter-dependent model was analyzed for bundled SWCNT and MWCNT interconnects in [17] , and their performances were compared [18] against Cu/lowk wires for future high-performance ICs. Performance in terms of crosstalk is an important design concern in current nanoscale VLSI interconnects. Crosstalk in coupled lines can be broadly classified into two categories: (1) functional and (2) dynamic crosstalk [19, 20] . Under functional crosstalk category, victim line experiences a voltage spike when an aggressor line switches [21] . On the other hand, dynamic crosstalk is observed when aggressor and victim line switches simultaneously. A change in signal propagation delay is experienced under dynamic crosstalk when adjacent line (aggressor and victim) switches either in phase or out of phase. Using parallel SWCNTs or single MWCNT, crosstalkinduced delay and peak voltages were first observed by Rossi et al. [14] in three-line bus architecture. Again, in 2009, Chen et al. [22] reported that at high biasing voltages, SWCNT interconnect arrays were significantly affected by dynamic crosstalk delay.
Based on the interconnect geometry predicted by ITRS 2012 [23] , propagation delay under the influence of dynamic crosstalk is analyzed for equivalent RLC models of MWCNT and bundled SWCNT/DWCNT at global interconnect lengths. Using a capacitively coupled three-line bus architecture employed by metallic nanotube, it is observed that crosstalk delays are significantly improved in MWCNT as compared to the bundled SWCNT/DWCNT interconnects. The organization of this paper is as follows. Section 1 introduces the recent research scenario and briefs about the works carried. Based on the geometry and bundle arrangements, Section 2 describes the equivalent RLC models of bundled SWCNT/DWCNT and single MWCNT interconnects. A detailed description about the three-line bus architecture is provided in Section 3 whereas Section 4 analyzes the crosstalk delays for different single and bundled CNT interconnects. Finally, Section 5 draws a brief summary of this paper.
Geometry and Equivalent RLC Models
This section presents the geometry and equivalent RLC models of bundled SWCNT, bundled DWCNT, and single MWCNT interconnects. Figure 1(a) shows a bundled SWCNT (height = ℎ and width = ) that consists of numbers of SWCNTs with diameter and spacing . The total number of SWCNTs in a bundle can be calculated as [7, 24] 
(if is an even and odd number, resp.) ,
and are number of rows and columns, respectively, CNT is the total number of CNTs in bundle, and ⌊ ⌋ indicates the largest integer which is less than or equal to . Similarly, Figure 1 (b) exhibits the arrangement of bundled DWCNT that considers number of DWCNTs and are calculated using (1) and (2). DWCNT can be considered as the simplest geometry of an MWCNT. An MWCNT consists of number of shells with different diameters of 1 , 2 , 3 , . . . , , where 1 and are the inner and outer shell diameters, respectively, as shown in Figure 1 (c). In current fabrication process, the intershell spacing of MWCNT can be calculated as [14] = − −1 2 ≈ 0.34 nm.
Based on geometry and bundle arrangements, the equivalent RLC models of bundled SWCNT, bundled DWCNT and single MWCNT are shown in Figures 2, 3, and 4, respectively. The total bundle resistance can be divided into two categories: − and − , depending on and independent of the bundle lengths, respectively. Thus, − and − can be expressed as
where is the metal nanotube contact resistance with a typical value of 3.2 KΩ and is the fundamental quantum resistance that can be expressed as [25] = ℎ 4 2 ≈ 6.45 KΩ.
Additionally, the bundled DWCNT and single MWCNT consider intershell tunneling conductance ( ) which is primarily due to the electron tunnel transport phenomenon between two shells [26] . Apart from this, the total bundle Journal of Nanoscience 
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External shell inductance ( − ) is the summation of mutual and kinetic inductance of CNTs. Magnetic or mutual inductance is measured from magnetic field of an isolated current carrying wire having some distance "ℎ" from the ground plane, whereas kinetic inductance is mainly due to the charge carrier inertia [25, 27] . Due to the unique band structure [5] , kinetic inductance of CNTs dominates over the mutual inductance. Therefore, the equivalent model of Figure 4 consists of only kinetic inductance that appears as /4 due to four conducting channels in CNTs. The total bundle inductance ( − ) can be formulated as [25] 
where V ≈ 8 × 10 5 m/s is the Fermi velocity of CNT and graphene. The equivalent capacitance in CNT can be divided into (1) electrostatic capacitance ( ES ) that appears between the CNT and ground plane and (2) quantum capacitance ( ) that exists due to the finite density of states of electrons. Additionally, a coupling capacitance ( CM ) occurs between each shell in bundled DWCNT and single MWCNT interconnects (Figures 3 and 4 ). CM primarily depends on the diameter of adjacent shells and can be expressed as [14] 
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Three-Line Bus Architecture
Propagation delay under the influence of dynamic crosstalk is analyzed for bundled SWCNT/DWCNT and single MWCNT interconnects using capacitively coupled three-line bus architecture [14] as shown in Figure 5 . Out of these three lines, the middle one is referred to as victim while the other two as aggressors. Each interconnect line in bus architecture is represented using the equivalent RLC models of bundled SWCNT (Figure 2 ), bundled DWCNT (Figure 3 ), and single MWCNT (Figure 4) . A CMOS driver with supply voltage 1 V is used to drive the interconnect line. The primary characteristics of CMOS driver is that it operates partially in linear region and partially in saturation region during switching. But a transistor can be modeled by a resistor only in the linear region. In saturation region, the transistor is more accurately modeled as a current source with parallel high resistance [19, 28] . HSPICE simulations are performed for similar transition at aggressor lines when victim line experiences an opposite signal transition. Using the model parameters suggested by ITRS 2012 [23] , crosstalk delay is performed for different interconnect lengths ranging from 800 m to 2000 m.
Signal Integrity in Bus Architecture
This section analyzes the crosstalk delay (signal integrity) for bundled SWCNT/DWCNT and single MWCNT using capacitively coupled three-line bus architecture. For global interconnects, such as clock line, interconnect lengths can which results in lesser number of CNTs and shells in bundled SWCNT/DWCNT and single MWCNT, respectively. The value of capacitive parasitic primarily depends on the number of CNTs in bundle and shells in MWCNT. Thus, the crosstalk delay is effectively reduced for lesser number of SWCNTs/DWCNTs in bundle and shells in MWCNTs at global interconnect lengths as indicated in Figures 6, 7 , and 8. Tables 1, 2 , and 3 summarize the crosstalk delay for different single and bundled CNTs at 45 nm, 32 nm, and 22 nm technology nodes, respectively. It is observed that the overall crosstalk delay is improved by 40.97% and 21.37% in single MWCNT as compared to bundled SWCNT and bundled DWCNT interconnects, respectively. Irrespective of technology nodes, crosstalk delay is significantly reduced for MWCNT at higher interconnect lengths. The reason behind this reduction is the lower value of capacitive parasitic, that effectively reduces for single MWCNT in comparison to bundled SWCNT/DWCNT interconnects at specified technology node. Therefore, it can be concluded that a single MWCNT is more promising than bundled SWCNT/DWCNT in current nanoscale technology.
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Conclusion
This research paper analyzed the crosstalk delay for bundled SWCNT/DWCNT and single MWCNT interconnects by using coupled three-line bus architecture. The RLC models of single and bundled CNTs have been extended to address the geometry of the bus architecture and the CMOS driver is used to drive the interconnect lines. Dynamic crosstalk delay has been analyzed for worst-case scenario when the victim line is switched in opposite direction with respect to the aggressors. It has been observed that MWCNT exhibits a lower parasitic capacitance as compared to bundled SWCNT/DWCNT. Thus, the overall crosstalk delay is reduced by 40.92% and 21.37% for single MWCNT interconnects as compared to the bundled SWCNT and bundled DWCNT, respectively. Therefore, MWCNTs can be predicted as one of the most promising materials for the future global VLSI interconnects.
